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Abstract— In this paper, we propose a Spin-Torque (ST) based 
sensing scheme that can enable energy efficient multi-bit long 
distance interconnect architectures. Current-mode interconnects 
have recently been proposed to overcome the performance 
degradations associated with conventional voltage mode Copper 
(Cu) interconnects. However, the performance of current mode 
interconnects are limited by analog current sensing transceivers 
and equalization circuits. As a solution, we propose the use of ST 
based receivers that use Magnetic Tunnel Junctions (MTJ) and 
simple digital components for current-to-voltage conversion and 
do not require analog transceivers. We incorporate Spin-Hall 
Metal (SHM) in our design to achieve high speed sensing. We 
show both single and multi-bit operations that reveal major 
benefits at higher speeds. Our simulation results show that the 
proposed technique consumes only 3.93-4.72 fJ/bit/mm energy 
while operating at 1-2 Gbits/sec; which is considerably better 
than existing charge based interconnects. In addition, Voltage 
Controlled Magnetic Anisotropy (VCMA) can reduce the 
required current at the sensor. With the inclusion of VCMA, the 
energy consumption can be further reduced to 2.02-4.02 
fJ/bit/mm.   
 
Index Terms— Magnetic Tunnel Junction (MTJ), 
Complementary Metal-Oxide-Semiconductor (CMOS), Spin-Hall 
Effect (SHE), Domain-Wall Motion (DWM), Dzyaloshinskii-
Moriya Interaction (DMI), and Voltage Controlled Magnetic 
Anisotropy (VCMA). 
 
I. INTRODUCTION 
ITH the advancement of CMOS technology towards 
ultra-scaled dimensions and higher orders of 
integration, the requirements for long distance interconnects 
have gone beyond the capabilities of conventional voltage-
mode Cu-interconnects [1]. There have been numerous 
alternate proposals that attempt to resolve this issue and in 
particular, current-mode links have emerged as one of the 
most promising solutions for moderately longer lines [2]. 
Current-mode signaling can facilitate low-voltage 
interconnection and greatly reduce RC-losses in long lines. 
However, the current-to-voltage conversion at the receiver for 
standard CMOS operation leads to performance degradation as 
power-hungry analog trans-impedance amplifiers are used for 
this purpose in addition to equalization circuitry [3].  
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In this work, we present an alternate scheme where current 
signals are used to switch the magnetization state of a free 
layer magnet with a Domain-Wall (DW) motion at the 
receiver. The switching is done by using the DW movement 
through the action of Spin-Orbit Torque (SOT) generated by 
Spin-Hall Effect (SHE) [4]. We use a CoFe layer as the free 
layer magnet with up and down magnetic domains separated 
by a DW as shown in Fig. 1. This CoFe free layer sits on top 
of a Spin-Hall Metal (SHM) which is Pt in this case. When a 
charge current flows through the Pt layer, it exerts a spin 
polarized current into the CoFe layer as a result of SHE [5][6]. 
The spin-Hall angle [4], which is the ratio of the produced 
spin current density to the supplied charge current density, is 
sufficiently high for this configuration [6]. This spin polarized 
current exerts a torque on the domain wall (DW), thereby 
moving the DW in the direction of current flow [5]. This 
mechanism occurs through the combined action of SHE and 
Dzyaloshinskii-Moriya Interaction (DMI) (discussed in details 
in Sec II) [6]. It has been shown experimentally that the DW 
movement due to SOT generated by SHE and DMI is much 
faster than the spin transfer torque (STT) action of a spin 
polarized current passing through the CoFe layer [5]. 
Moreover, the DW moves even without the application of a 
magnetic field which makes the process energetically 
favorable [5]. The magnetization state can be sensed by using 
MTJs and simple digital CMOS components at the receiver. 
The paths of current flow for the read and write operations for 
the MTJ are separate with the use of SHMs, which enhances 
the reliability of the operation [7]. Additionally, the input 
current can be adjusted depending on the number of input bits 
to enable both single and multi-bit operations.  
We also propose the use of Voltage Controlled Magnetic 
Anisotropy (VCMA) [8][9] to further reduce the required 
input current density that can lead to even more energy 
efficiency. It has been experimentally demonstrated that an 
electric field can alter the interfacial anisotropy at the 
CoFe/MgO interface [10]. As the activation energy barrier for 
magnetization switching of a magnetic layer is proportional to 
the anisotropy constant of that layer, it is possible to control 
the required switching energy by controlling the anisotropy 
via an electric field [11]. Therefore, with the use of electric 
field assisted anisotropy reduction, magnetic configuration of 
a free layer magnet can be altered by much smaller amount of 
current [12]. However, for the voltage to have a major impact 
on the overall anisotropy of the magnet, the magnet must be 
very thin and the overall anisotropy must be dominated by the 
interfacial contribution [12].   
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Fig. 1: Domain wall motion (DWM) based device used in the receiver for 
detecting input current. CoFe layer can be switched in either direction by 
changing current direction using terminals V1and V2. The narrow regions on 
the two edges of the free layer are kept fixed to have a known state for 
performing the reset operation in circuit implementation. 
The CoFe layer used in our proposal is very thin (< 1 nm) 
(Fig. 1) with predominantly perpendicular magnetic 
anisotropy (PMA). The PMA in such a small CoFe magnet is 
dominated by the interface [13]. The rate of interfacial 
anisotropy change is experimentally found to be in the range 
of 30 − 50 𝜇𝐽/𝑚2 𝑝𝑒𝑟 𝑉/𝑛𝑚 for an applied electric field at 
the CoFe/MgO interface [10][14]. This change in interfacial 
anisotropy leads to a significant change in the overall 
anisotropy constant and hence, the energy barrier [11]. 
Therefore, by applying electric field of desired polarity, the 
energy barrier of the CoFe free layer can be reduced 
sufficiently [10]. As a result, the DW can be moved by a 
smaller input current density through the SHM layer leading to 
further reduction in energy consumption [15].    
Our proposed scheme facilitates signal transmission at ultra-
low voltages and avoids the use of analog components at the 
receiver. The proposed technique is equally applicable to high 
speed off-chip and global on-chip communication with 
significant improvement in energy consumption over existing 
methods as we will demonstrate. 
The rest of the article is organized as follows. In section II, 
we present the details of our proposed device and circuit 
operation. In section III, we present the method of including 
VCMA in our design. We present our results and comparison 
with existing technologies in section IV. Section V concludes 
the article.  
II. PROPOSED DEVICE AND CIRCUIT OPERATION 
A. Device Operation 
We first explain the operation of the device shown in Fig. 1. 
The ultrathin CoFe layer (0.6 nm thick) lies on top of a heavy 
metal (3 nm thick Pt). As reported in ref. [16], this 
configuration demonstrates a strong negative DMI 
(𝐷𝑀𝐼 𝑐𝑜𝑛𝑠𝑡𝑎𝑛𝑡 =  −1.2 𝑚𝐽/𝑚2) and a positive spin Hall 
angle (𝜃𝑆𝐻  =  0.07). Due to the strong DMI, DWs in the 
CoFe layer get stabilized into Néel type with fixed chirality at 
rest condition.  The chirality is left-handed for this 
configuration i.e. Down-Right-Up or Up-Left-Down as shown 
in Fig. 2 [5].  Now, let us consider that a current is flowing in 
the SHM layer in +?̂? direction (electrons flow in – ?̂? 
direction). This current induces an effective magnetic field 
(𝐻𝑆𝐻𝐸⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗) which moves the DW. 𝐻𝑆𝐻𝐸⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ can be represented as [5]: 
 
 
Fig. 2: Left-Handed chirality of Domain Walls for the Pt/CoFe structure.  
 
Fig. 3: Benchmarking the proposed simulation framework with Ref. [6] by 
matching Domain Wall velocity with changing SHM layer current density (No 
external magnetic field is applied here). 
𝐻𝑆𝐻𝐸⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ = −
ℏ𝜃𝑠ℎ𝐽𝑞
2𝜇0|𝑒|𝑀𝑠𝑡𝑓
 (?̂? × ?̂?)                                                 (1) 
where, 𝜃𝑠ℎ is the spin-hall angle for the structure, ?̂? is the 
orientation of the Néel wall, ?̂? is the direction of injected 
spins, 𝑡𝑓 is the thickness of the SHM layer and 𝐽𝑞 is the 
magnitude of the current flowing through the SHM layer. The 
direction of this effective field depends on the internal 
magnetization direction of the Néel DW (Right or Left) and on 
the magnetization directions of the domains on left and right 
sides of the DW. This effective field then determines the 
direction of DW motion [5]. The out-of-plane direction here is 
+?̂? (Fig. 1), so the injected spins are oriented in +?̂? direction 
(?̂? = −?̂? × ?̂? =  ?̂?). For the Down-Right-Up DW shown in 
Fig. 2(a), ?̂? =  ?̂? and from eqn. (1) we find that 𝐻𝑆𝐻𝐸⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ is in -?̂?  
direction which favors the down domain. As a result, DW 
moves to the right, i.e. along the direction of the current flow. 
Similarly, for the Up-Left-Down DW shown in Fig. 2(b), 
?̂? =  −?̂? and from eqn. (1) we find that 𝐻𝑆𝐻𝐸⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ is in +?̂? 
direction which favors the up domain. Hence, DW again 
moves to the right, i.e. along the direction of current flow. 
Note, the movement of DW is along the current flow 
regardless of the Up-Down or Down-Up orientation for this 
structure [5]. The DW can, therefore, be moved in either 
direction by altering the direction of current flow (using 
terminals V1 and V2 in Fig. 1). When we later implement this 
device at the receiver of an interconnect circuit, we need a 
known initial state for performing a reset operation. Two 
narrow fixed regions on the edges of the free layer (shown in 
Fig. 1) are used for this purpose so that the DW moves to a 
known position next to these narrow fixed regions (during 
reset operation).  
Table I: Design parameters for benchmarking with ref. [6] 
Parameter Value Used 
Sat. Magnetization (𝑀𝑠) 700 kA/m 
Anisotropy Const. (Ku)  
Exchange Const. (𝐴𝑒𝑥) 
DMI Const. (D) 
4.8 × 105 J/m3 
1 × 10−11 J/m 
-1.2 mJ/m
2
 
Spin Hall angle 
Gilbert Damping Const. 
0.07 
0.3 
Free layer dimensions 200 × 160 × 0.6 nm3 
SHM dimensions 200 × 160 × 3 nm3 
MgO thickness 1 nm 
 
 
Fig. 4: Temporal behavior of Domain Wall movement while current flows 
through the SHM layer. ‘Blue’ denotes down-spin and ‘Red’ denotes up-spin 
states respectively. DW gets tilted due to the strong DMI. 
B. Modeling and Simulation 
In order to characterize the device to circuit operation, we 
use the mixed mode simulation framework (electron transport, 
magnetization dynamics from the device to the circuit level) 
proposed in ref. [17].  The CoFe layer is used as the free layer 
of an MTJ (shown later in Sec. II(C)), the resistance of which 
is obtained from the Non-equilibrium Green’s Function 
(NEGF) based simulations [18]. Subsequently, the resistance 
of the MTJ is used in a MTJ-SPICE model with 45 nm CMOS 
technology to evaluate the interconnect circuit operations 
(discussed in Sec. II(C)) [17]. The charge current (𝐼𝑒) flowing 
through the SHM is obtained from the SPICE simulations and 
the corresponding spin current (𝐼𝑠) is calculated as [19]:   
𝐼𝑠 = 𝜃𝑠ℎ
𝐴𝑀𝑇𝐽
𝐴𝑆𝐻𝑀
𝐼𝑒𝜎                                                                           (2) 
where, 𝐴𝑀𝑇𝐽 and 𝐴𝑆𝐻𝑀 are the cross-sectional areas of the 
MTJ and the SHM respectively, and 𝜎 is the polarization of 
the spin current. The spin current from eqn. (2) is used with  
 
Fig. 5: Time taken to completely switch a 200 nm long CoFe layer with 
changing current density through the SHM layer 
 
 
Fig. 6: Domain wall displacements with changing SHE layer current density 
generalized LLG equation to analyze the magnetization 
dynamics as shown below [20]: 
𝑑?⃗⃗? 
𝑑𝑡
= −𝛾0?⃗⃗? × 𝐻𝑒𝑓𝑓⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ + 𝛼 (?⃗⃗? ×
𝑑?⃗⃗? 
𝑑𝑡
)
+
1
𝑞𝑀𝑠
𝑉
𝜇𝐵⁄
(?⃗⃗? × 𝐼𝑠⃗⃗ × ?⃗⃗? )                          (3) 
where, ?⃗⃗?  is the normalized magnetization of the free layer, 𝛾0 
is the gyromagnetic ratio, α is the Gilbert damping constant, 
𝐻𝑒𝑓𝑓⃗⃗ ⃗⃗ ⃗⃗ ⃗⃗  ⃗ is the effective magnetic field, 𝑀𝑠 and 𝑉 are the 
saturation magnetization and the volume of the free layer 
respectively, and 𝜇𝐵 is the Bohr magneton. We perform these 
magnetization dynamics simulations using the Mumax3 
platform [21]. We first benchmark our simulations by 
matching the DW velocity against changing SHM layer 
current density with the micromagnetic simulations from ref. 
[6] (shown in Fig. 3). The parameters used in the simulations 
are listed in Table I. DW velocity increases with increasing 
current density through the SHM layer. The temporal behavior 
of the DW movement is shown in Fig. 4. The DW gets tilted 
while moving through the CoFe layer in the direction of 
current flow due to the presence of strong DMI here [22]. As 
has been shown experimentally, the DW moves even without 
applying an external magnetic field [5]. Since the DW velocity 
increases with current, it takes less time to completely switch a 
free layer magnet with higher current density through the 
SHM layer. This is shown in Fig. 5, where we can observe that 
the time taken to completely switch a free layer reduces with 
increasing SHM current density. We also show the different 
DW displacements in a given time with changing SHM layer 
current in Fig. 6. As the input current density increases, the 
DW displacements increase with it in almost linearly. In our 
proposed circuits, we utilize this feature to detect input current 
by using the CoFe layer at the receiving end of a long 
interconnect line. Next, we present the interconnect circuits 
which are analyzed with the discussed simulation framework. 
C. Circuit Operation 
We now present the interconnect circuits using the Pt/CoFe 
structure at the receiver. Note, for circuit implementation, we 
reduce the widths of the CoFe and Pt layers to 20 nm for 
reducing the required current for DW movement while 
maintaining the SHM current density as in Fig. 3. The circuit 
diagram for a single bit interconnect is now shown in Fig. 7. 
Depending on the data input (𝐵1 𝐼𝑛), current is either supplied 
(𝐵1 𝐼𝑛 = 1) by the PMOS transistor at the transmitter side. 
This current first flows through a long Cu-channel (10 mm 
used for simulations) and then through the SHM layer. The 
current (𝐼𝑠𝑒𝑡) through the SHM layer induces the DW in the 
free layer to move to the right when the clock (𝐶𝐿𝐾) signal is 
low (in Fig. 7, when 𝐶𝐿𝐾 is low, 𝑉𝐿 is grounded). When the 
𝐶𝐿𝐾 signal is high, the DW is reset to a known position for the 
next cycle by passing a reverse current (𝐼𝑟𝑒𝑠𝑒𝑡) through the 
SHM layer (in Fig. 7, when 𝐶𝐿𝐾 is high, 𝑉𝐿 is high). The 
position of the DW is read using the reference MTJ as shown 
in the figure which functions as a resistance divider [23]. 
Standard binary level is detected with a simple CMOS inverter 
and this is read out (𝐵1 𝑂𝑢𝑡) with a positive D-Flip Flop. The 
normalized magnetization components of the free layer after 
passing repeated set and reset pulses (S/R) are shown in Fig. 8. 
The applied S/R pulses are 0.5 ns long (𝐶𝐿𝐾 period = 1 ns) 
which induce altering movements of the DW; thereby, 
reversing 𝑚𝑧 after each alternate pulse. Continuous 
waveforms at 1 Gbits/sec speed for this scheme are shown in 
Fig. 9, which shows the operation for three consecutive clock 
cycles. The node voltages shown in this figure correspond to 
Fig. 7. Here, during the first two clock cycles, the data input is 
high (𝐵1 𝐼𝑛̅̅ ̅̅ ̅̅ ̅ = 0). This results in DW movement to the right 
and the reversal of free layer magnetization. In the third cycle, 
the data input is low (𝐵1 𝐼𝑛̅̅ ̅̅ ̅̅ ̅ = 1) and the magnetization does   
  
Fig. 7: Single-Bit interconnect architecture with SHM based receiver 
 
Fig. 8: Free layer normalized magnetization components for repeated 
switching. mz reverses after each applied S/R pulse. 
 
Fig. 9: Simulated waveforms for single-bit transmission (node voltages 
correspond to Fig. 7) 
not reverse. The input pattern is detected at the output through 
the change in magnetization of the CoFe layer as shown in the 
waveforms. An ST based interconnect has also been proposed 
in ref. [23]; however, our proposed technique differs from ref 
[23] in that, DMI plays a significant role in our device 
operation and we also incorporate VCMA to boost up the 
performance (shown later in Sec. III). Moreover, we use a 
reset based method making it expandable to multi-bit 
operations. As an example, we show double-bit interconnect 
operation. For double-bit architecture, the device remains 
unchanged but the transmitter and detectors are changed as 
shown in Fig. 10. Here, the two input PMOS transistors are 
used in the transmitter. These are properly sized to supply four 
different levels of input currents depending on 𝐵1 𝐼𝑛 and 
𝐵2 𝐼𝑛 (width of one transistor is set twice that of the other 
one). Depending on which of the transistors are on, the 
supplied levels of currents are 0, 𝐼, 2𝐼 and 3𝐼, respectively (𝐼 
is set to maintain the required current density at the SHM layer 
for DW movement). For example, if both the transistors are on 
(𝐵1 𝐼𝑛 = 1 and 𝐵2 𝐼𝑛 = 1), the amount of supplied current is 
higher (3𝐼) than if only one is on (2𝐼 when 𝐵2 𝐼𝑛 = 1, and 𝐼 
when 𝐵1 𝐼𝑛 = 1). With different SHM input current density, 
the DW displacement is different at the receiver magnet 
 Fig. 10: Transmitter and Detector for double-bit interconnect scheme 
 
Fig. 11: Simulated waveforms for double-bit transmission (node voltages 
correspond to Fig. 10) 
(as shown in Fig. 6); hence the magnetization states are 
different as well. Reset operation is performed as in the case 
for single-bit design. For detection, a sample circuit is shown 
in Fig. 10 where the inverter trip points (𝑉𝑀1, 𝑉𝑀2, 𝑉𝑀3) are 
properly set to get the desired binary outputs. The output bits 
(𝐵1 𝑂𝑢𝑡 and 𝐵2 𝑂𝑢𝑡) are again read out using positive D-Flip 
Flops. The continuous waveforms for four consecutive clock 
periods (𝐶𝐿𝐾 period = 1 ns) are shown in Fig. 11. As shown in 
the figure, the magnetization states of the free layer are 
different for different inputs at different clock periods. For 
example, both input transistors are on during the first period 
(𝐵1 𝐼𝑛̅̅ ̅̅ ̅̅ ̅ = 0 and 𝐵2 𝐼𝑛̅̅ ̅̅ ̅̅ ̅ = 0), which results in maximum 
amount of SHM current supply. As a result, the DW is 
displaced furthest in this period resulting in the highest change 
in magnetization as shown in the waveforms. Similarly, for 
other patterns, the change in magnetization is distinct which 
results in different outputs. Note, the proposed scheme is 
applicable for both single and multi-bit operations with only 
digital components at the receiver. In the next section, we 
incorporate VCMA in our design which can reduce the 
required current density for DW movement.      
III. INCORPORATING VCMA 
It has been shown experimentally that an electric field 
applied at the CoFe/MgO interface can alter the interfacial 
anisotropy of the CoFe layer [10]. When the MgO is thick 
enough (~ 1 nm), CoFe/MgO acts as a capacitor and this leads 
to a voltage induced charge accumulation near the interface  
 
Fig. 12: Single-bit interconnect architecture with VCMA incorporated SHM 
based receiver  
between CoFe and MgO layers. If CoFe layer is very thin (< 1 
nm), this accumulation of interfacial charge can markedly 
change the magnetic anisotropy of the CoFe layer. The CoFe 
free layer proposed in our device is a thin (0.6 nm) 
perpendicularly polarized layer. In such a thin CoFe layer, 
PMA is dominated by the interfacial contribution, as the bulk 
anisotropy is negligible to the interface anisotropy [13]. As a 
result, when an electric field influences a change in the 
interfacial anisotropy, this leads to a significant change in the 
overall anisotropy of the CoFe layer. Theoretically this change 
in anisotropy occurs due to the change of electron density 
between d orbital states of the CoFe layer under an applied 
electric field [24]. Since the energy barrier in a magnet is 
directly proportional to its anisotropy, it is possible to 
manipulate the energy barrier using the VCMA effect. 
Specifically, by using the correct polarity of voltage pulse, the 
anisotropy of the CoFe layer can be reduced which can lead to 
lower current requirement to induce the DW movement.      
The circuit for including VCMA in our proposed design is 
shown in Fig. 12. As described earlier, the data dependent DW 
movement in the CoFe layer occurs during low 𝐶𝐿𝐾 period. 
Using the 𝐶𝐿𝐾 signal, a positive voltage can be applied to the 
pinned layer with two additional transistors (in Fig. 12 when 
𝐶𝐿𝐾 is low, 𝑉𝐾 is high). This voltage is only active when the 
𝐶𝐿𝐾 signal is low, i.e. during the DW movement period. The 
applied voltage at the top layer leads to an electric field on the 
order of 1 𝑉/𝑛𝑚 at the CoFe/MgO interface (𝐸 =
𝑉
𝑑
=
1 𝑉/𝑛𝑚, 𝑉 = 1 𝑉, 𝑑 = 𝑡ℎ𝑖𝑐𝑘𝑛𝑒𝑠𝑠 𝑜𝑓 𝑀𝑔𝑂 = 1𝑛𝑚).   
 
Fig. 13: Comparison of magnetization dynamics with and without VCMA. 
With the applied direction, this electric filed induces 
electron accumulation at the CoFe/MgO interface in the 
bottom layer. Electron accumulation at the CoFe/MgO 
interface leads to a decrease of interfacial anisotropy in the 
CoFe layer [12]. For an applied field of 1 𝑉/𝑛𝑚, the reduction 
of interfacial anisotropy for the CoFe layer is ~38.5 𝜇𝐽/𝑚2 
(reported experimentally [10][14]).  This leads to a 
considerable reduction of the overall anisotropy of the thin 
CoFe layer (~ 30%) [10]. Due to this reduction of anisotropy, 
the DW in the CoFe layer can be moved with lower current 
density through the SHM layer [15][25][26]. To observe this 
effect, we simulated the temporal change of CoFe layer 
magnetization through DW movement with and without 
VCMA effect. The applied current density through the SHM 
layer was kept lower when the VCMA effect was included. As 
shown in Fig. 13, the temporal responses with and without 
VCMA effects are comparable even with half the current 
density through the SHM layer (5 × 1011 𝐴/𝑚2 compared to 
1 × 1012 𝐴/𝑚2).  The response to a series of Set/Reset pulses 
with VCMA effect is compared to one without VCMA (Fig. 
14).  Again, the responses are comparable but with half the 
SHM current density for the VCMA case, leading to more 
energy efficiency.   
It needs to be mentioned here that, due to the application of 
a voltage pulse, there will also be a spin transfer torque (STT) 
on the CoFe layer. To suppress the STT effect, the tunneling 
current density needs to be reduced which is achievable by 
increasing the tunnel junction area or by increasing the MgO 
barrier thickness. These techniques, however, reduces the 
advantages from the VCMA effect. For instance, we found 
that increasing the MgO thickness to 1.5 𝑛𝑚 keeps the 
tunneling current density below 104 𝐴/𝑐𝑚2. With this 
tunneling current density, the STT effect is negligible. 
However, the applied voltage at the top layer now leads to an 
electric field of 0.67 𝑉/𝑛𝑚 at the CoFe/MgO interface 
(𝐸 =
𝑉
𝑑
= 0.67 𝑉/𝑛𝑚, 𝑉 = 1 𝑉, 𝑑 = 𝑡ℎ𝑖𝑐𝑘𝑛𝑒𝑠𝑠 𝑜𝑓 𝑀𝑔𝑂 =
1.5  𝑛𝑚). With the reduced electric field, the overall 
anisotropy of the CoFe layer now reduces by ~ 20%. Hence, to 
observe similar temporal response, the required current 
density through the SHM layer is now 7 × 1011 𝐴/𝑚2 
(instead of 5 × 1011 𝐴/𝑚2) as shown in Figs. 13 and 14.  
 
Fig. 14: Free layer normalized magnetization components for repeated 
switching with VCMA effect. Comparable behavior is observed to without 
VCMA operation at lesser SHM current density by utilizing VCMA effect. 
This SHM current density is still 30% less than without 
VCMA operation (1 × 1012 𝐴/𝑚2). As a result, we still find 
considerable energy efficiency (shown in next section). 
IV. RESULTS AND COMPARISON 
The primary advantage of the proposed interconnect is the 
possibility of low voltage, current mode interconnection 
without using analog components (amplifiers and equalization 
circuits) at the receiver. To validate the advantages of the 
proposed interconnect, we simulated the devices with 
parameters and operating conditions listed in Table II.  
Table II: Device Operating Conditions  
Parameter Value Used 
Free layer material 
SHE layer material 
Free layer resistivity 
CoFe 
Pt 
170 μΩ-cm [4] 
SHM resistivity 
Cu Wire length 
Wire resistance 
Wire capacitance 
SHM current density  
SHM cross-sectional area 
Max. current through SHM 
Max. voltage across SHM  
20 μΩ-cm [19] 
10 mm 
50 Ω/mm [3] 
0.25 fF/μm [3] 
(1 − 2) × 1012 𝐴/𝑚2  
20 × 3 nm2 
0.1228 mA 
82 mV 
Clock period 1 ns 
Data rate for 1-bit design 
Data rate for 2-bit design 
1 Gbits/sec 
2 Gbits/sec 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
𝐸𝑇𝑜𝑡𝑎𝑙 = 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 + 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐 + 𝐸𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑟  
𝑟𝑤 = 50 Ω/𝑚𝑚, 𝐿 = 10 𝑚𝑚, 𝑅𝑤𝑖𝑟𝑒 =  500 Ω 
 𝑅𝑆𝐻𝑀 = 666.67 Ω,  𝐼𝑖𝑛 = 0.1228 𝑚𝐴, 𝑇𝑝 = 1 𝑛𝑠  
⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐,𝑤𝑖𝑟𝑒 = 𝐼𝑖𝑛
2
× 𝑅𝑤𝑖𝑟𝑒 × 𝑇𝑝 = 7.5428 𝑓𝐽 
⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐,𝑆𝐻𝑀 = 𝐸𝑆𝐻𝑀,𝑠𝑒𝑡 + 𝐸𝑆𝐻𝑀,𝑟𝑒𝑠𝑒𝑡 
𝐸𝑆𝐻𝑀,𝑠𝑒𝑡 → 𝐷𝑢𝑟𝑖𝑛𝑔 𝑓𝑖𝑟𝑠𝑡 ℎ𝑎𝑙𝑓 𝑐𝑦𝑐𝑙𝑒 𝑡𝑜 𝑠𝑒𝑡 𝐷𝑊 
𝐸𝑆𝐻𝑀,𝑠𝑒𝑡 = 𝐼𝑖𝑛
2 × 𝑅𝑆𝐻𝑀 × (𝑇𝑝/2) = 5.0285 𝑓𝐽 
𝐸𝑆𝐻𝑀,𝑟𝑒𝑠𝑒𝑡 → 𝐷𝑢𝑟𝑖𝑛𝑔 𝑠𝑒𝑐𝑜𝑛𝑑 ℎ𝑎𝑙𝑓 𝑐𝑦𝑐𝑙𝑒 𝑡𝑜 𝑟𝑒𝑠𝑒𝑡 𝐷𝑊 
𝐸𝑆𝐻𝑀,𝑟𝑒𝑠𝑒𝑡 = 𝐼𝑖𝑛
2 × 𝑅𝑆𝐻𝑀 × (𝑇𝑝/2) = 5.0285 𝑓𝐽 
⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐,𝑆𝐻𝑀 = 10.0571 𝑓𝐽 
⇒ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 = 21.1199 𝑓𝐽 
𝑐𝑤 = 0.25 𝑓𝐹/𝜇𝑚, 𝐿 = 10 𝑚𝑚, 𝐸𝑑𝑟𝑖𝑣𝑒𝑟 =  0.1 𝑓𝐽 
⇒ 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐 = 16.8618 𝑓𝐽 
⇒ 𝐸𝑛𝑒𝑟𝑔𝑦 𝐶𝑜𝑛𝑠𝑢𝑚𝑝𝑡𝑖𝑜𝑛 = 𝟑. 𝟗𝟑𝟑 𝒇𝑱/𝒃𝒊𝒕/𝒎𝒎 
⇒ 𝐸𝑛𝑒𝑟𝑔𝑦 𝐶𝑜𝑛𝑠𝑢𝑚𝑝𝑡𝑖𝑜𝑛 = 𝟒. 𝟕𝟐𝟑𝟏 𝒇𝑱/𝒃𝒊𝒕/𝒎𝒎 
 Table III: Energy Consumption Analysis 
Single-bit architecture 
(1) 𝐸𝑠𝑡𝑎𝑡𝑖𝑐 = 𝐸𝑠𝑡𝑎𝑡𝑖𝑐,𝑤𝑖𝑟𝑒+ 𝐸𝑠𝑡𝑎𝑡𝑖𝑐,𝑆𝐻𝑀 
 (2) 𝐸𝑑𝑦𝑛𝑎𝑚𝑖𝑐 ≈ 𝐶𝑉
2 + 𝐸𝑑𝑟𝑖𝑣𝑒𝑟   
(3) 𝐸𝑟𝑒𝑐𝑒𝑖𝑣𝑒𝑟 = 4.8717 𝑓𝐽 (𝑆𝑃𝐼𝐶𝐸 𝑎𝑛𝑎𝑙𝑦𝑠𝑖𝑠) 
Hence, 𝐸𝑇𝑜𝑡𝑎𝑙 = 39.3334 𝑓𝐽 for 10 mm wire for 1 bit 
Double-bit architecture 
(Similar Analysis) 𝐸𝑇𝑜𝑡𝑎𝑙 = 94.4617𝑓𝐽 for 10 mm for 2 bit 
(Similar analysis is performed for including VCMA effect.  
The results are given in Table IV) 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
The required current density through the SHM layer for DW 
movement (without VCMA) is (1 − 2)  × 1012 𝐴/𝑚2. This 
current density results in a maximum required current of 
0.1228 mA through the SHM layer and a maximum required 
voltage of 82 mV across the SHM layer. As a result of such 
low voltage operation, there is significant reduction in the 
energy consumption. Table III explains the energy 
consumption calculations. Total energy consumption consists 
of the static energy dissipation in the Cu-line and the SHM 
layer, the dynamic line loss and the energy required for 
driving the receiver circuit. The calculations in Table III are 
shown for a 10 mm long Cu-line (parameters used from the 
experimental implementation in Ref. [3]). The single-bit 
architecture consumes only 3.93 fJ/bit/mm while the double-
bit architecture consumes 4.72 fJ/bit/mm without using 
VCMA. Note, with VCMA, the current density is reduced by 
30-50%. This leads to even lower voltage operation. As a 
result, there is enhanced energy efficiency. With the inclusion 
of VCMA and 50% reduction in SHM current density, the 
single-bit architecture consumes only 2.02 fJ/bit/mm while the 
double-bit architecture consumes 3.77 fJ/bit/mm. Similarly, 
for a 30% reduction in SHM current density (with suppressed 
STT), the single-bit architecture consumes 2.53 fJ/bit/mm and 
the double-bit architecture consumes 4.02 fJ/bit/mm.  
Comparisons of energy consumption with existing charge 
based conventional interconnects are shown in Table IV. The 
energy consumption for our proposed method is significantly 
lower (more than 50x) compared to conventional full-swing 
voltage mode CMOS interconnects [27]. We also compare the 
energy consumptions to alternate proposed techniques 
[3][28][29][30]. In comparison to low-swing voltage mode 
technology [28], the improvement in energy consumption is 
~3x while overcoming the problem of slower operation. As 
mentioned previously, the major issue in current-mode 
interconnect is the large static power consumption in analog 
amplifiers and equalization circuits which is overcome in our 
proposal. The energy consumption for our technique is ~8x 
better compared to a sampling receiver based, and ~3x better 
compared to a sense amplifier receiver based current mode 
interconnect method [3][29]. Optical interconnect is another 
promising method for much longer lines [30]. However, for 
moderately long lines, our method is better both in terms of 
complexity (difficulty in optical-to-electrical conversion for 
optical interconnects) and energy consumption (~25x 
improvement). Finally, the increase in energy consumption at 
higher bit-rate is negligible for our design which is an 
excellent feature.  
V. CONCLUSION 
To summarize, we have proposed an interconnect that uses 
ST sensing to avoid analog transceivers at the receiving end. 
The proposed design enables fast multi-bit operation by 
exploiting SHE induced DW movement. The simulation 
results (calibrated to experiments) show significant energy 
efficiency over existing techniques in addition to reduced 
complexity of operation. In addition, the inclusion of VCMA 
shows further enhancement in performance. The ST-based 
interconnect can alleviate the issues of existing voltage or 
current-mode interconnects while achieving enhanced energy 
efficiency.  
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